

What is claimed is:

- 1 1. A path searcher for a spread spectrum receiver for receiving a
2 spread spectrum signal containing a scrambled synchronization code,
3 wherein the receiver includes a plurality of correlators and each correlator
4 produces a replica of said scrambled synchronization code and determines a
5 correlation value between said replica and the received spread spectrum
6 signal, characterized in that each of said correlators performs a correlation
7 operation between the received spread spectrum signal and said replica at a
8 rate higher than a chip rate of the spread spectrum signal by successively
9 shifting said replica with respect to said spread spectrum signal.
- 1 2. The path searcher of claim 1, characterized in that each of said
2 correlators comprises a multiplier for multiplying said spread spectrum
3 signal and said replica at said higher rate, an adder for summing an output
4 signal of the multiplier with a previous value, and a memory for storing an
5 output signal of said adder as an intermediate result of a correlation value
6 and supplying the stored signal to said adder as said previous value until the
7 correlation value is obtained.
- 1 3. A path searcher for a spread spectrum receiver for receiving a
2 spread spectrum signal, wherein the receiver includes a plurality of
3 correlators, wherein each of the correlators produces a replica of a scrambled
4 synchronization code and determines a correlation value between said replica
5 and the received spread spectrum signal, characterized by:
6 a first memory for storing the received spread spectrum signal,

7 in that each of said correlators reads the stored spread spectrum signal
8 from the first memory at a rate higher than a chip rate of said received spread
9 spectrum signal, repeatedly performs a correlation operation between the
10 read spread spectrum signal and said replica at said higher rate by
11 successively shifting said replica with respect to said stored spread spectrum
12 signal,

13 in that there are provided a second memory for initially storing an
14 intermediate result of a correlation value from each of said correlators and
15 subsequently reading the stored intermediate result into a corresponding one
16 of said correlators, and

17 in that each of said correlators adds the intermediate result from the
18 second memory with a correlation value produced by the correlation
19 operation performed at the end of the chip interval.

1 4. The path searcher of claim 3, characterized in that each of said
2 correlators comprises a multiplier for multiplying the spread spectrum signal
3 read from the first memory and said replica at said higher rate, an adder for
4 summing an output signal of the multiplier with a previous value, delay
5 means for delaying an output signal of the adder, and a selector for
6 supplying the delayed output signal to said adder as said previous value
7 during an initial portion of a chip interval and supplying the stored
8 intermediate results from said second memory to said adder at the end of the
9 chip interval.

1 5. A path searcher for a spread spectrum receiver which receives a
2 spread spectrum signal containing a scrambled synchronization code,

3 comprising:
4 a plurality of antenna systems for receiving said spread spectrum
5 signal for producing therefrom a plurality of output signals representing
6 characteristics of a plurality of communication paths;
7 a plurality of correlators for receiving the output signals of said
8 antenna systems, each correlator comprising:
9 a replica generator for producing a replica of said scrambled
10 synchronization code;
11 a multiplier for performing a multiplying operation between
12 said replica and one of said output signals at a rate higher than a chip rate of
13 said spread spectrum signal by successively shifting said replica with respect
14 to the spread spectrum signal;
15 an adder for summing an output signal of said multiplier with a
16 previous signal; and
17 a memory for storing an output signal of said adder and
18 supplying the stored output signal back to said adder as said previous signal.

1 6. The path searcher of claim 5, wherein said multiplier comprises:
2 a first shift register for storing said replica and recirculating the stored
3 replica along a series of stages;
4 a second shift register having a plurality of stages divided into a
5 plurality of groups corresponding respectively to stages of a portion of said
6 first shift register, the stages of each group being connected together to one of
7 the stages of said portion for loading chip data therefrom each time the
8 replica is shifted by one stage in said first shift register and recirculating the
9 stored chip data along the second shift register; and

10 a plurality of multiplier units associated respectively with said groups
11 of stages of said second shift register, each of said plurality of multipliers
12 being connected to one of the stages of the associated group of stages of the
13 second shift register for multiplying one of the output signals of said antenna
14 systems with the chip data of said second shift register.

1 7. A path searcher for a spread spectrum receiver which receives a
2 spread spectrum signal containing a scrambled synchronization code,
3 comprising:

4 a plurality of antenna systems for receiving said spread spectrum
5 signal and producing therefrom a plurality of output signals representing
6 characteristics of a plurality of communication paths;

7 a first memory for storing the output signals of said antenna systems
8 for a predetermined length of chip intervals;

9 a plurality of correlators for receiving one of the stored output signals
10 from said first memory, each correlator comprising:

11 a replica generator for producing a replica of said scrambled
12 synchronization code;

13 a multiplier for performing a multiplying operation between
14 said replica and the output signal of said first memory at a rate higher than a
15 chip rate of said spread spectrum signal while successively shifting said
16 replica with respect to said output signal of said first memory;

17 an adder for summing an output signal of said multiplier with a
18 previous signal;

19 delay means connected to the output of said adder to produce a
20 delayed output signal; and

21 a selector for initially supplying the delayed output signal
22 repeatedly to said adder as said previous signal to produce an intermediate
23 result of a correlation value at the output of said delay means; and
24 a second memory connected to the output of the delay means of each
25 of said correlators for storing said intermediate result,
26 said selector reading the intermediate result from the second memory
27 into said adder to obtain said correlation value when a final result is obtained
28 at the output of said delay means.

1 8. The path searcher of claim 7, wherein said multiplier comprises:
2 a first shift register for storing said replica and recirculating the stored
3 replica along a series of stages;
4 a second shift register having a plurality of stages divided into a
5 plurality of groups corresponding respectively to stages of a portion of said
6 first shift register, the stages of each group being connected together to one of
7 the stages of said portion for loading chip data therefrom each time the
8 replica is shifted by one stage in said first shift register and recirculating the
9 loaded chip data along the second shift register; and
10 a plurality of multiplier units associated respectively with said groups
11 of stages of said second shift register, each of said plurality of multiplier units
12 being connected to one of the stages of the associated group of stages of the
13 second shift register for multiplying a chip stored therein with one of
14 successively arranged parallel chips of the output signal of said first memory.